منابع مشابه
Low-power Fft via Reduced Precision Redundancy
In this paper, we propose a technique for designing low-power fast Fourier transform (FFT) processors with applications in next generation wireless LAN and wireless access systems. The proposed low-power technique is based on the general principle of soft digital signalprocessing [4] where voltage overscaling (VOS) [4] (scaling the supply voltage beyond the critical voltage vdd-crit required fo...
متن کاملReduced Precision Redundancy for Satellite Telecommand Receiver Module on FPGA
A novel and highly efficient design of a Software defined radiation tolerant baseband module for a LEO satellite telecommand receiver using FPGA is presented. FPGAs in space are subject to Single Event Upsets (SEUs) due to high radiation environment. Traditionally, Triple Modular Redundancy (TMR) is used for mitigating Single Event Upsets (SEUs). The drawback of using TMR is that it consumes a ...
متن کاملHigh Precision Discrete Gaussian Sampling on FPGAs
Lattice-based public key cryptography often requires sampling from discrete Gaussian distributions. In this paper we present an efficient hardware implementation of a discrete Gaussian sampler with high precision and large tail-bound based on the Knuth-Yao algorithm. The Knuth-Yao algorithm is chosen since it requires a minimal number of random bits and is well suited for high precision samplin...
متن کاملDouble precision floating-point arithmetic on FPGAs
We present low cost FPGA floating-point arithmetic circuits for all the common operations, i.e. addition/subtraction, multiplication, division and square root. Such circuits can be extremely useful in the FPGA implementation of complex systems that benefit from the reprogrammability and parallelism of the FPGA device but also require a general purpose arithmetic unit. While previous work has co...
متن کاملImplementation of Custom Precision Floating Point Arithmetic on FPGAs
F loating point arithmetic is a common requirement in signal processing, image processing and real time data acquisition & processing algorithms. Implementation of such algorithms on FPGA requires an efficient implementation of floating point arithmetic core as an initial process. We have presented an empirical result of the implementation of custom-precision floating point numbers on an FPGA p...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable Computing
سال: 2011
ISSN: 1687-7195,1687-7209
DOI: 10.1155/2011/897189